Introduction
The Dynamic Voltage Restorer (DVR) is used to protect sensitive loads from sag/swell or disturbances in the supply voltage [1] . Another device, which is expected to be one of the most powerful solutions for power quality improvement is the Unified Power Quality Conditioner (UPQC). UPQC combines the operations of a shunt active filter and a DVR together. The series component of the UPQC (DVR) inserts a voltage so as to maintain the voltage at the load terminals balanced and free of distortion. This voltage is derived from a voltage source inverter (VSI) operated under pulse width modulation (PWM). Simultaneously, the shunt component of the UPQC injects current in the AC system such that the currents entering the bus to which the UPQC is connected are balanced sinusoids. In the case of a DVR, the active power injected in the series compensator is derived from a separate energy source. This paper focuses on the protection of a series compensator associated with either a UPQC or a DVR. For the purposes of this paper, the DVR is investigated. The three-phase DVR structure is shown in Figure 1 .
The DVR is connected in series with the electricity supply via transformer coupling to provide voltage support in the event of voltage sag/swell or disturbances from the supply side. This presents an imminent danger to the DVR when there is excess current flowing from the supply. Such a situation may arise due to several reasons but primarily as a result of short circuits at the load side. As the excessive current is also reflected in the secondary side of the transformer, the power semiconductor devices need to be protected.
One disadvantage of DVR and UPQC is that they require a special protection scheme [2] . The compensating voltage is injected in series with the source by means of the primary of the injection transformer. As noted in [3] , the transformer operates as a current transformer and hence the secondary cannot be opened during a fault in the distribution system. Otherwise, excessive voltages would appear on the secondary side. Therefore the series compensator cannot be protected with circuit breakers or fuses. A failure to balance the mmf from the primary winding will cause the transformer to be driven into excessive magnetic saturation. Rather, a path must be provided for the flow of the referred (secondary) current. If the current flows through the VSI, the DC bus voltage will rapidly increase, even when the VSI is disabled [4] .
As a path for the secondary current must be provided, the performance of varistors and other protection devices in parallel with the secondary of the series transformer have been investigated [3] [4]. In the event of a fault in a distribution network, the fault is cleared after a duration, which is determined by the time delay imposed by the protection system. This delay in turn is determined by the response time of the switching devices and the requirements of the protection co-ordination. As noted in [3] , total clearing time of a low-voltage circuit breaker depends on the amplitude of the current fault, but usually has a minimum value higher than 45 ms., whilst the minimum clearing time can exceed 100 ms. for medium-voltage applications. Thus, the duration of the fault is a significant parameter in relation to the ability of the inverter to withstand the fault but also with regard to the ability of the varistors to accommodate the excessive current. In general, the power electronic devices of the series compensator will be the most vulnerable elements to system faults.
Additional protection hardware could be used, as proposed in [3] , but this involves additional cost and energy dissipation. The scheme proposed in this paper involves an additional control function combined with the normal DVR operating scheme. The proposed protection scheme ensures that the devices are protected from excessive high current without additional circuit complexity. The basis of the scheme is that when an overcurrent occurs in the distribution system, the DVR reverses its injected voltage polarity so as to minimise the current flow. The detection method associated with the protection scheme is based on impedance measurement feedback. The proposed control scheme has been validated through simulation.
Simulation Model
The one-line diagram of the system under consideration and its parameters are shown in Figure 2 . The 400 V (line-line) system has a fault level of approximately 1.2MVA. A threephase load of 18 kW and 16 kVAr is supplied. The voltage at the load is regulated by a DVR which has a rated primary voltage of 230V and a secondary voltage of 130V. The parameters of the transformer are given in Table 1. ...t detected by measuring the impedance at the load side. During the normal operation the measured impedance is equal to the load impedance, which is quite a high value. When a short circuit occurs the impedance of faulted phase is approximately zero and this holds until the fault is cleared.
Fault Detection Technique
The fault detection control block measures instantaneously the load voltage and source current in each phase and determines their RMS values. Then the impedance is calculated for each cycle as follows:
IS,RMS and is compared with the preset impedance Z*, which is a system dependent constant. If ZF is found to be less than Z* a short circuit fault condition is indicated. The DVR control then reverses its voltage polarity and applies an appropriate opposite voltage to that of the supply to reduce the supply current. In this way, during the fault, the voltage injected by the DVR opposes the supply voltage (providing that the DVR voltage rating is the same as the source voltage rating), and the voltage applied to the short circuit is approximately zero. The described above control strategy is shown in Figure 3 . During the normal operation the DVR injects an appropriate voltage in series to maintain the load voltage VL at the desired level. When the fault occurs on the load side, the DVR reverses its voltage polarity and applies an appropriate opposite voltage to that of the supply to reduce the fault current. Figure 4 shows the simulation result for the case where the secondary of the series transformer is short-circuited during the fault. As it can be seen from this result the supply current during the fault is as high as 260 A peak. The fault current in this case is 5 times higher than the load current, which is around 50 A peak. If the secondary of the series transformer is short-circuited using the anti-parallel thyristors, as it is proposed in [3] , the thyristors have to withstand currents of quite a high value.
half cycle of the fault (0.1-0.11 s.) the current is somewhat higher than during the remaining duration of the fault (0.1 1- 
s)
. This is because the control action is not taken immediately after the short-circuit occurrence. The calculation of impedance takes some time (maximum one cycle) so that the fault occurrence is detected with some delay. For the same reason the fault clearing is also detected with some delay. In Figure 6 the voltage injected in series is shown. Figure 5 , during the first The impedance profile on the load side of the DVR is shown in Figure 7 . , f" impedance (6.6Q). In order to avoid the incorrect control action during the first cycle when the calculated impedance is not stable, the control mechanism should start working only after one cycle. When the fault occurs (0.1 s) the impedance starts to decrease, and after one cycle it is approximately zero. The one cycle delay is due to the same reason discussed above (time associated with the impedance calculation). It is worth mentioning that even the transient associated with the impedance calculation lasts for one cycle the control takes action earlier than one cycle after the fault occurrence. This is because the control takes action as soon as the calculated impedance is less than the preset threshold, which is 6Q2 in our case. The threshold has to be with some reserve less than the smallest possible load impedance.
As long as the fault persists (except for transients immediately after the fault occurrence and clearing) the calculated impedance is approximately zero, and it does not depend on the DVR action. The DVR action during the fault reduces the source current, but the impedance on the load side of the DVR remains unchanged.
In the case of a single-phase short-circuit, the DVR injects a voltage opposite to the source voltage during the fault but only in the faulted phase. This can bee seen from Figure 9 . In phase A, which is faulted, the injected voltage during the fault is around 110 V peak. In the other two phases B and C, which are not faulted, the DVR injects just a small voltage for maintaining the load voltage at the desired level. 
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The proposed protection scheme ensures that the devices are protected from excessive high current without additional circuit complexity. The basis of the scheme is that when an overcurrent occurs in the distribution system, the DVR reverses its injected voltage polarity so as to minimise the current flow. The detection method associated with the protection scheme is based on impedance measurement feedback. The proposed control scheme has been investigated through simulation.
The DVR protection must not interfere with the protection scheme of the power distribution system. Since the proposed DVR protection reduces the source current during the fault, in order to avoid the interference with the distribution system protection, it should be incorporated with the conventional fault protection.
Further work will involve a more detailed simulation of the protection scheme, incorporating a full representation of VSI series voltage supply. It is also proposed to investigate the performance of the scheme on an experimental prototype.
